On-chip inductance extraction and analysis is becoming increasing critical. Inductance extraction can be difJicult, cumbersome and impractical on large designs as inductance depends on the current retum path -which is typically unknown prior to extracting and simulating the circuit model. In this papel; we propose a new circuit element, K , to model inductance effects, at the same time being easier to extract and analyze. K is dejined as inverse of partial inductance matrix L, and has locality and sparsity normally associated with a capacitance matrix. We propose to capture inductance effects by directly extracting and simulating K , instead of partial inductance, leading to much more eflcientprocedure which is amenable to full chip extraction. This proposed approach has been verified through several simulation results.
Introduction
Increasing clock speeds, die sizes, and power dissipations have driven VLSI manufacturers to abandon the simple scaling approach of interconnect wiring. Instead, they employ a hierarchy of metal wiring levels. Thinner wiring levels are used at the circuit level where density is required, and thicker layers at the top or global levels in order to route low-skew clock trees, low-loss power distribution buses, and the fastest signal interconnects. This trend, coupled with the recent introduction of copper wiring (because its resistivity is approximately half that of aluminum wiring) has made on-chip inductance modeling necessary for clocks and the fastest signal interconnects.
Inductance extraction is difficult because mutual inductance depends on the current return path -which is unknown prior to extracting and simulating a circuit model. Rosa introduced the concept of partial inductances to avoid this difficulty by assuming that each segment has a retum current at infinity [2] . Ruehli introduced partial inductance to modem ICs and proposed the PEEC (Partial Equivalent Element Circuits) model to handle general three dimensional interconnects [3,4]. Kamon veloped the algorithm, FastHenry [5], to solve for effective inductance from partial inductances with multi-pole acceleration. Nonetheless, the partial inductance approach, which assigns portions of the loop inductances to segments along the loop, results in a large, densely-coupled network representation, which makes subsequent circuit simulation practical only for small examples. Moreover, unlike capacitance matrices which can be truncated to represent only localized couplings, simply discarding distant mutual inductances can result in an unstable equivalent circuit model (positive poles) [6] .
As an alternative to simple truncation, a shift-truncate potential method was proposed by Krauter, et a1 [7, 61. This shift-truncate potential method assumes that segment currents return at a finite radius r o , instead of infinity. Therefore, segments spaced more than r o apart have no inductive coupling. This technique can guarantee to generate positive definite sparse approximations of the original partial inductance matrix. Nevertheless, to determine a proper value of r o to ensure a desired accuracy involves complicated schemes and iterations. Moreover, this approach does not work well for long wires. Shepard, et a1 proposed the concept of "return-limited loop inductance" to sparsify the partial inductance matrix [SI. It is based on the assumption that the currents of signal lines return within the region enclosed by the nearest same-direction power-ground lines. However, this may not be true when power-ground lines are of same order of dimensions as signal lines. Recently, Lin developed the 2x mutual inductance screening rule [9] . Since this rule basically discards the consideration of circuit topology, it cannot be applied to some complex interconnect topology, such as mesh ground plane [6] .
Thus, unlike capacitance extraction, where only the nearest neighbor conductors need to be considered, in inductance extraction, a large number of conductors are involved. Techniques used in capacitance extraction, such as library construction and analytical formulas cannot be applied to inductance extraction.
However, although C matrix is sparse, the inverse of C has been observed to be dense. We speculated that if L is dense, then the inverse of L may be sparse. In this paper, we introduce a new circuit element to represent inductance 0-7803-6445-7/00/$10.00 0 2000 IEEE effect, while still preserve locality for large systems. This new circuit element, K , is basically the inverse of partial inductance.
Therefore, we proposed to capture on-chip inductance effect by directly extracting and simulating K , instead of partial inductance. Since K has locality, we only need to consider a small number of neighbors. As the result, the K matrix for circuit simulation is very sparse. Thus it can save a great amount of CPU time and memory usage when capturing on-chip inductance effect. Moreover, we can further construct libraries or analytical formulas for K , which will enable this K-based method to be a practical one to predict and capture inductance effect for the whole chip. This new concept has been verified by the simulation results of practical examples.
Partial Inductance
Since our proposed K is defined as the inverse of the partial inductance, we begin with a brief review of partial inductance.
It's well known that inductance is a property of closed loops. Since for on-chip interconnects, the induced current return paths are unknown, the prevailing inductance models are built on partial inductance concepts. Partial inductance are best understood in terms of the normalized magnetic vector potential drop along a conductor segment due to current in that, or another segment. Consider the two conductor segments, i and j, as shown in Fig. 1 . where Aij is the magnetic vector potential along segment i due to the current Ij in segment j . Segment i has a cross section a j . In magneto-statics, the relationship between the magnetic vector potential Aij and the current Ij is given by where rij. is the geometric distance between two points in segment z and j.
Substitute Eq. (2) into Eq. (l), we can get
The partial inductance matrix for a set of n conductors is an n x n real symmetric matrix. The corresponding linear system is given by
From Eq. (3), we can see that the partial inductance Lij only depends on the relative position and length of segment i and j, and is independent of the existence of other conductors. That is to say, the existence of other conductors has no shielding effect on the inductive coupling between segment i and j , under this partial inductance definition. Furthermore, since the integral kernel of Lij is ri?, the off-diagonal elements in the partial inductance matnx decrease very slowly (at the order of log r i j ) with the increase of spacing rij. Because of this long range inductive coupling effect for partial inductance of on-chip wires, capturing inductive couplings becomes much more difficult than capturing capacitive couplings, which is known to be local. Moreover, it is understood that making the matrix sparse by merely discarding the smallest terms can render the matrix indefinite and thereby introduce positive pole(s) in subsequent circuit simulations. of R L C models to model the inductance effect.
Circuit Element
Here, we should emphasize that [Lloop] have complete different meaning with [L] . The element in [Lloop] is loop inductance, and it was calculated with a pre-defined ground return path. That is to say, there is only an (n -1) x (n -1) [Lloop] matrix for an n conductor system. While the element in L matrix is partial inductance, and it was assumed all current return in infinity. For an n conductor system, an n x n L matrix is obtained. Therefore, although, the K matrix has similar locality as the C matrix, it is not related to the capacitance matrix.
Locality of K
The following example demonstrate the locality of K matrix. Consider a layout example with five parallel buses, shown in Fig. 2 . The length of all buses is 20 pm, the cross section is 2x2 pm, and the spacing between the buses is 5 pm. From Eq. (7) and Eq. (8), we can see that the partial mutual inductance L51 is 1.38Al.4 or 12.1% of the partial self inductance L11, while IK511 is only 3.76/103 or 3.7% of the self term K11.
Meanwhile, we also calculated the capacitance matrix of the above structure shown in Fig. 2 using FastCap [lo].
(9)
It can be observed the amazing similarity of the decreasing trend of the off-diagonal elements in both K and C matrix. For example, the absolute value of mutual capacitance IC51 I is about 20.9/555 or 3.8% of the self capacitance 1211.
That is to say, the off-diagonal elements in K matrix decrease faster than that of the partial inductance matrix, and at a similar speed as that in capacitance matrix, which we call K matrix has locality. The physical explanation of this locality for K matrix is provided in [ 11.
K-based method
Since K has locality, we only need to consider a small number of conductors enclosed in small window when extracting K. Our approach can be summarized as follows.
e Calculate the partial inductance matrix, L, of a small structure which is enclosed in a small window.
0 Calculate the small K matrix by inverting the corresponding L matrix. e Compose the big Kall matrix by the column in each small K matrix, which is corresponding to the aggressor, like the techinques used in capacitance extraction. e Simulate the subsequent RKC equivalent circuit.
As we mentioned before, in order to be a practical approach, K-based method has to guarantee the stability of the subsequent RKC equivalent circuit. The proof of the stability abide by Therefore, for a large system, K-based method will generate a very sparse and stable system in later circuit simulation. Thus it can save a great amount of CPU time and memory usage when capturing on-chip inductance effect. method is still diagonal dominant. quent RKC equivalent circuit is stable.
-1
Experiment Results
To simply illustrate the accuracy of K-based method, we still use the 5 parallel buses example shown in Fig. 2 overestimation, a much larger error compared to K-base method.
Next, consider the two power planes depicted in Fig. 3 . This is the same example presented in Fig. 5 of [7] . When power plane inductance and K matrix are modeled, power planes such as these are meshed into separate x and y con- To compare our approach with the conventional and the shift-truncate method in [7] , we calculate the eigenvalues of partial inductance matrix in the conventional and the shift-truncate method by strictly following Krauter's paper 171.
That is, for the two planes depicted in Fig. 3 , we created, using FastHenry [5], a partial inductance matrix to model the magnetic coupling in the x direction. Each plane was most segment and other segments in the same power plane with respect to the self term of the left-bottom most segment for both L and K matrix, depicted in Fig. 4 and Fig. 5, respectively. We observed that the off-diagonal elements in K matrix decrease much faster than those of the partial inductance matrix, which again illustrated the locality of K matrix compared to L matrix. Since K has locality, we only need to consider a small number of conductors enclosed in small window when extracting K . Secondly, from this FastHenry partial inductance matrix, we created two sparse approximations of the full matrix. The first approximation was formed using the shifttruncate procedure. That is, we set the current return radius TO equal to 12 mm, and when the result was negative, the matrix term was set to zero. The projection on x-y coordinate of the small representing structure enclosed in the current return shell is shown in Fig. 6 . The second sparse approximation was formed by discarding all mutual inductances less than 0.75 nH. In both cases, 38,160 of the total 40,000 matrix terms were set to zero, (i.e. both approximations were > 95% sparse). Finally, the eigenvalues of the full matrix and the two sparse approximations were computed. The 200 eigenvalues for each matrix are plotted in Fig. 7 . Modeling the 'Avo Power Planes in Fig. 3 In our K-based approach, we calculated the K matrix of the conductor segments included in the small window as those enclosed in the current return shell in shift-truncate method to ensure same sparsity. Therefore, the whole K system has exactly same sparsity (> 95%) as those in shifttruncate and truncation only method. Since K matrix is the inverse of L matrix, the eigenvalues of K matrix should also be the inverse of those of L matrix. For better illustration, we plotted the inverse of K's eigenvalues in Fig. 8 . In observing Fig. 7 , note that the approach of simply discarding the smallest terms in the inductance matrix, yields both an inaccurate and an unstable approximation as it fails to match the eigenvalues of the full matrix at both extremes and in the middle. Although the smallest 100 eigenvalues of the shift-truncate method match those of the full L matrix, and shows the same discontinuous jump between the looth and 10ISt eigenvalue, there are significant difference for larger eigenvalues between the shift-truncate method and the full matrix. Finally, to compare the effects of full inductance matrix and sparse K matrix in circuit simulations, we choose a structure presented in Fig.8(b) of Krauter's paper [7] . The circuit is illustrated in Fig. 9 . We deliberately chose this circuit topology because the current loops were larger than that in Fig. 8(a) of Krauter's paper [7] . Thus, it will be more obvious whether or not the K-based method can capture enough mutual inductance coupling. In this structure, each conductor has cross section of 2x2 pm square, dl = 10pm, dz = 40pm, and d3 = 1600pm. Each conductor was broken into forty equal segments in order to create a large yet illustrative partial inductance matrix.
To make the inductive effects dominate, R, and Rt were set to 1 and 10 ohms, and a rise time (0. Ins) was employed to simulate the frequency of on-chip interconnect application. In our approach, the window size was assumed to include at most 3 segments of each conductor. The sparsity of the resulted K matrix is about 92.6%. The circuit simulation is performed by Ksim [ 11, which simulates RKC equivalent circuit, instead of RLC. The simulation results is shown in Fig. 10 . We can see good agreement in terms 
Conclusion
Partial inductance are extremely useful in modeling circuit inductances when the induced current loops are unknown. Unfortunately, these matrices are dense and defy conventional simplifications (i.e. the smallest matrix cannot be indiscriminately discarded).
In this paper, we introduce a new circuit element, K, as the inverse of partial inductance. We found out that K is capable of capturing inductance effect, while still preserve locality. Since K matrix is a sparse diagonally dominant matrix, we only need to consider a small number of neighbors. Therefore, we proposed to capture on-chip inductance effect by directly extracting and simulating K , instead of partial inductance. As the result, the K matrix for circuit simulation is very sparse. Thus it can save a great amount of CPU time and memory usage when capturing on-chip inductance effect. This new concept has been verified by the simulation results of practical examples, and showed remarkable accuracy over other sparsification techniques, such as the shift-truncate method and truncation only method.
We further understand the physical meaning of K and the reason that K has local property [ 13. Most importantly, it can be proved that the sparse system matrix constructed by ignoring far away mutual K is positive definite [ 11.
Therefore, we can later construct libraries or analytical formulas for K , which will enable this K-based method to be a practical one to predict and capture inductance effect for the whole chip.
